优化配置文件格式

This commit is contained in:
zhangsheng 2024-12-27 10:04:46 +08:00
parent 384c882d4d
commit 13ad3fca86
9 changed files with 50 additions and 2267 deletions

File diff suppressed because it is too large Load Diff

View File

@ -1,72 +0,0 @@
{
"channel":1,
"slot":1,
"channel_name":"通道1",
"standby":true,
"active":true,
"rack_type":"TMR",
"tmr_group":"1-3",
"channel_type":"acceleration",
"transducer_name":"3300-8mm Proximitor",
"scale_factor":100.0,
"sample_rate":32000,
"normal_voltage_range": [-21.3, 21.0],
"filter":[
{
"type":"high_pass",
"low":5,
"high":1000
},
{
"type":"low_pass",
"low":5,
"high":1000
},
{
"type":"band_pass",
"low":5,
"high":1000
}
]
"rms_active":true,
"integrate_active":true,
"variables":[
{
"type":"direct",
"full_sacle_range":"0-20",
"clamp_value":1.25
},
{
"type":"bias_volt",
"full_sacle_range":"0-20",
"clamp_value":1.25
},
{
"type":"1x_ampl",
"full_sacle_range":"0-2",
"clamp_value":1.25,
"phase_lag":180,
"checked":true
},
{
"type":"2x_ampl",
"full_sacle_range":"0-2",
"clamp_value":1.25,
"phase_lag":180,
"checked":true
}
]
"delay":{
"alert":30,
"danger":30.0,
"100ms":true
}
"alert_latching":true,
"danger_latching":true,
"timed_ok":true,
"recorder_output":"direct",
"two_ma_clamp":true,
"trip_mutiply":1.00,
"comparision":"direct",
"comparision_percentage":5,
}

View File

@ -1,39 +1,39 @@
{
"slot":1,
"id":1,
"rack_type":"TMR",
"active":true,
"rms_active":true,
"integrate_active":true,
"variables":[
{
"type":"direct",
"full_sacle_range":"0-20",
"full_sacle_range":"0-20 m/s^2 pk",
"clamp_value":1.25
},
{
"type":"bias_volt",
"full_sacle_range":"0-20",
"full_sacle_range":"0-20 m/s^2 pk",
"clamp_value":1.25
},
{
"type":"1x_ampl",
"full_sacle_range":"0-2",
"full_sacle_range":"0-2 m/s^2 pk",
"clamp_value":1.25,
"phase_lag":180,
"checked":true
},
{
"type":"2x_ampl",
"full_sacle_range":"0-2",
"full_sacle_range":"0-2 m/s^2 pk",
"clamp_value":1.25,
"phase_lag":180,
"checked":true
}
]
],
"delay":{
"alert":30,
"danger":30.0,
"100ms":true
}
},
"alert_latching":true,
"danger_latching":true,
"timed_ok":true,

View File

@ -1,23 +1,24 @@
{
"slot":1,
"id":1,
"rack_type":"TMR",
"active":true,
"filter":[
{
"type":"high_pass",
"low":5,
"high":1000
"high":1000,
"checked":true
},
{
"type":"low_pass",
"low":5,
"high":1000
"high":1000,
"checked":true
},
{
"type":"band_pass",
"low":5,
"high":1000
"high":1000,
"checked":true
}
]
}

View File

@ -1,52 +1,52 @@
{
"slot":1,
"id":1,
"rack_type":"TMR",
"active":true,
"rms_active":true,
"integrate_active":true,
"variables":[
{
"type":"direct",
"full_sacle_range":"0-20",
"full_sacle_range":"0-20 um pp",
"clamp_value":1.25
},
{
"type":"bias_volt",
"full_sacle_range":"0-20",
"full_sacle_range":"0-20 um pp",
"clamp_value":1.25
},
{
"type":"1x_ampl",
"full_sacle_range":"0-2",
"full_sacle_range":"0-2 um pp",
"clamp_value":1.25,
"phase_lag":180,
"checked":true
},
{
"type":"2x_ampl",
"full_sacle_range":"0-2",
"full_sacle_range":"0-2 um pp",
"clamp_value":1.25,
"phase_lag":180,
"checked":true
},
{
"type":"not_1x_ampl",
"full_sacle_range":"0-2",
"full_sacle_range":"0-2 um pp",
"clamp_value":1.25,
"checked":true
},
{
"type":"smax_ampl",
"full_sacle_range":"0-2",
"full_sacle_range":"0-2 um",
"clamp_value":1.25,
"checked":true
}
]
],
"delay":{
"alert":30,
"danger":30.0,
"100ms":true
}
},
"alert_latching":true,
"danger_latching":true,
"not_ok_latching":true,

View File

@ -1,50 +1,50 @@
{
"slot":1
"slot":1,
"chan":[
{
"id":1,
"channel_name":"通道1",
"standby":1,
"standby":true,
"active":true,
"rack_type":"TMR",
"tmr_group":"1-3",
"channel_type":"acceleration",
"transducer_name":"3300-8mm Proximitor",
"sample_rate":32000,
"normal_voltage_range": [-21.3, 21.0],
"normal_voltage_range": [-21.3, 21.0]
},{
"id":2,
"channel_name":"通道2",
"standby":1,
"standby":true,
"active":true,
"rack_type":"TMR",
"tmr_group":"1-3",
"channel_type":"acceleration",
"transducer_name":"3300-8mm Proximitor",
"sample_rate":32000,
"normal_voltage_range": [-21.3, 21.0],
"normal_voltage_range": [-21.3, 21.0]
},{
"id":3,
"channel_name":"通道3",
"standby":1,
"standby":true,
"active":true,
"rack_type":"TMR",
"tmr_group":"1-3",
"tmr_group":"3-5",
"channel_type":"acceleration",
"transducer_name":"3300-8mm Proximitor",
"sample_rate":32000,
"normal_voltage_range": [-21.3, 21.0],
"normal_voltage_range": [-21.3, 21.0]
},{
"id":4,
"channel_name":"通道4",
"standby":1,
"standby":true,
"active":true,
"rack_type":"TMR",
"tmr_group":"1-3",
"tmr_group":"3-5",
"channel_type":"acceleration",
"transducer_name":"3300-8mm Proximitor",
"sample_rate":32000,
"normal_voltage_range": [-21.3, 21.0],
"normal_voltage_range": [-21.3, 21.0]
}
]
}

View File

@ -1,39 +1,39 @@
{
"slot":1,
"id":1,
"rack_type":"TMR",
"active":true,
"rms_active":true,
"integrate_active":true,
"variables":[
{
"type":"direct",
"full_sacle_range":"0-20",
"full_sacle_range":"0-20 mm/s pk",
"clamp_value":1.25
},
{
"type":"bias_volt",
"full_sacle_range":"0-20",
"full_sacle_range":"0-20 mm/s pk",
"clamp_value":1.25
},
{
"type":"1x_ampl",
"full_sacle_range":"0-2",
"full_sacle_range":"0-2 mm/s pk",
"clamp_value":1.25,
"phase_lag":180,
"checked":true
},
{
"type":"2x_ampl",
"full_sacle_range":"0-2",
"full_sacle_range":"0-2 mm/s pk",
"clamp_value":1.25,
"phase_lag":180,
"checked":true
}
]
],
"delay":{
"alert":30,
"danger":30.0,
"100ms":true
}
},
"alert_latching":true,
"danger_latching":true,
"not_ok_latching":true,

View File

@ -1,25 +1,26 @@
{
"slot":1,
"id":1,
"rack_type":"TMR",
"active":true,
"filter":[
{
"type":"high_pass",
"low":5,
"high":1000
"high":1000,
"checked":true
},
{
"type":"low_pass",
"low":5,
"high":1000
"high":1000,
"checked":true
},
{
"type":"band_pass",
"low":5,
"high":1000
"high":1000,
"checked":true
}
]
],
"transducer_orientation":90,
"direction":"left"
}

File diff suppressed because it is too large Load Diff